首页> 外文期刊>International Journal of Electrical and Computer Engineering >Design and implementation of 4 bit binary weighted current steering DAC
【24h】

Design and implementation of 4 bit binary weighted current steering DAC

机译:4位二进制加权电流转向DAC的设计与实现

获取原文
           

摘要

A compact current-mode Digital-to-Analog converter (DAC) suitable for biomedical application is repesented in this paper .The designed DAC is binary weighted in 180nm CMOS technology with 1.8V supply voltage. In this implementation, authors have focused on calculaton of Non linearity error say INL and DNL for 4 bit DAC having various type of switches: NMOS, PMOS and Transmission Gate. The implemented DAC uses lower area and power compared to unary architecture due to absence of digital decoders. The desired value of Integrated non linearity (INL) and Differential non linearity (DNL) for DAC for are within a range of 0.5LSB. Result obtained in this works for INL and DNL for the case DAC using Transmission Gate is 0.34LSB and 0.38 LSB respectively with 22mW power dissipation.
机译:本文恢复了适用于生物医学应用的紧凑型电流模式数模转换器(DAC)。设计的DAC在180nm CMOS技术中为二元加权,电源电压为1.8V。在这一实施中,作者的重点是非线性误差的计算,例如,具有各种类型的开关的4位DN的InL和DNL:NMOS,PMOS和传输门。由于缺乏数字解码器,所实施的DAC与一元架构相比使用较低的区域和功率。 DAC的集成非线性(INL)和差分非线性(DNL)的所需值在0.5LSB的范围内。在此方法中获得的结果对于使用传输门的情况DAC的INL和DNL,分别是0.34LSB和0.38LSB,分别具有22MW功率耗散。

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号