Design of Novel Low Power Dual Edge Triggered Flipflop

摘要

Low power designs are gaining more importance in the recent VLSI Era. Electronics Design Automation (EDA) tools play a vital role in low power system implementation. High speed Computing and processing applications also requires low power designs to enhance their performance. Flip-flops are the basic memory and timing elements in digital circuits. To improve the performance of digital circuits new methods have to be devised for the implementation of low power and energy efficient flipflops. This in turn will help to improve the speed and performance of the system. This paper aims in the design of novel low power flip-flop which is an important element to determine the performance of the synchronous circuit in the area of low power VLSI.