ANALYSIS OF SHIFT REGISTER USING INTEGRATED POWER AND CLOCK DISTRIBUTION NETWORK BASED MASTER SLAVE FLIP FLOP

摘要

The increase in integrated circuit design complexity density and performance, specifically in 3-D integration, requires more complicated power, ground, and clock distribution network. This network consumes a large portion of the limited on-chip metal reso