Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures

F. J. Villa; M. E. Acacio; J. M. Garc?-a

首页> 外文期刊>Journal of Computer Science and Technology >Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures

【24h】

Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures

机译：迈向芯片多处理器体系结构中内存层次结构的高效节能高性能组织

获取原文

获取外文期刊封面封底 >>

开具论文收录证明 >>

文献代查 >>

页面导航

著录项
相似文献
相关主题

著录项

来源
《Journal of Computer Science and Technology》 |2006年第1期|共7页
作者
F. J. Villa; M. E. Acacio; J. M. Garc?-a;
展开▼
作者单位

展开▼
收录信息
原文格式 PDF
正文语种
中图分类计算技术、计算机技术;
关键词

相似文献

外文文献
中文文献
专利

1. An Energy-Efficient Reliable Heterogeneous Uncore Architecture for Future 3D Chip-Multiprocessors [J] . Asad Arghavan, Fazeli Mahdi, Jahed-Motlagh Mohammad Reza, Journal of circuits, systems and computers . 2019,第13期

机译：面向未来3D芯片多处理器的高效节能，可靠的异构非核架构
2. Energy-Efficient and High-Performance Software Architecture for Storage Class Memory [J] . SEUNGJAE BAEK, JONGMOO CHOI, DONGHEE LEE, ACM Transactions on Embedded Computing Systems . 2013,第3期

机译：存储类内存的节能高效软件体系结构
3. On Cache Memory Hierarchy for Chip-Multiprocessor [J] . Mohamed M. Zahran Computer architecture news . 2003,第1期

机译：芯片多处理器的高速缓存存储器层次结构
4. NIZCache: Energy-efficient Non-uniform Cache Architecture for Chip-multiprocessors Based on Invalid and Zero Lines [C] . Pooneh Safayenikoo, Arghavan Asad, Mahmood Fathy, IEEE International Symposium on Circuits and Systems . 2018

机译：NIZCache：基于无效和零线的芯片多处理器节能非均匀缓存体系结构
5. Towards High-Performance and Energy-Efficient Memory Hierarchy in Current and Future Chip Multi Processors. [D] . Samih, Ahmad. 2012

机译：在当前和未来的芯片多处理器中实现高性能和高能效的存储器层次结构。
6. MgAl-Layered-Double-Hydroxide/Sepiolite Composite Membrane for High-Performance Water Treatment Based on Layer-by-Layer Hierarchical Architectures [O] . Zongxue Yu, Xiuhui Li, Yixin Peng, 2019

机译：基于层级层次结构的MgAl层状双氢氧化物/海泡石复合膜用于高性能水处理
7. Notice of Violation of IEEE Publication Principles: An Energy-Efficient Heterogeneous Memory Architecture for Future Dark Silicon Embedded Chip-Multiprocessors [O] . Salman Onsori, Arghavan Asad, Kaamran Raahemifar, 2019

机译：违反IEEE出版物原则的通知：未来暗硅嵌入式芯片 - 多处理器的节能异构内存架构

Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures

著录项

相似文献

相关主题

期刊订阅