首页> 外文期刊>International Journal of Soft Computing and Software Engineering >Design of an Encryption-Decryption Module Oriented for Internet Information Security SOC Design
【24h】

Design of an Encryption-Decryption Module Oriented for Internet Information Security SOC Design

机译:面向Internet信息安全的加解密模块的设计SOC设计

获取原文
           

摘要

In order to protect the security of network data, a high speed chip module for encrypting and decrypting of network data packet is designed. The chip module is oriented for internet information security SOC (System on Chip) design. During the design process, AES (Advanced Encryption Standard) and 3DES (Data Encryption Standard) encryption algorithm are adopted to protect the security of network data. The following points are focused: (1) The SOC (System on Chip) design methodology based on IP (Intellectual Property) core is used. AES (Advanced Encryption Standard) and 3DES (Data Encryption Standard) IP (Intellectual Property) cores are embedded in the chip module, peripheral control sub-modules are designed to control the encryption-decryption module, which is capable of shortening the design period of the chip module. (2) The implementation of encryption-decryption with hardware was presented, which improves the safety of data through the encryption-decryption chip and reduce the load of CPU. (3) In our hardware solution, two AES (Advanced Encryption Standard) cores are used to work in parallel, which improves the speed of the encryption module. Moreover, the key length of AES (Advanced Encryption Standard) encryption algorithm is designed with three optional configurations at 128 bits, 256 bits and 192 bits respectively and six optional encryption algorithm modes: CBC (Cipher Block Chaining) mode, ECB (Electronic Code Book) mode, GCM (Galois/Counter Mode) mode, XTS(cipherteXT Stealing) mode, CTR (CounTeR) mode and 3DES respectively, which adds the flexibility to its applications.
机译:为了保护网络数据的安全性,设计了一种用于加密和解密网络数据包的高速芯片模块。该芯片模块面向互联网信息安全SOC(片上系统)设计。在设计过程中,采用了AES(高级加密标准)和3DES(数据加密标准)加密算法来保护网络数据的安全性。着重注意以下几点:(1)使用基于IP(知识产权)内核的SOC(片上系统)设计方法。芯片模块中嵌入了AES(高级加密标准)和3DES(数据加密标准)IP(知识产权)核,外围控制子模块被设计为控制加密-解密模块,从而能够缩短设计时间。芯片模块。 (2)提出了硬件加密解密的实现方法,通过加密解密芯片提高了数据的安全性,减轻了CPU的负担。 (3)在我们的硬件解决方案中,两个AES(高级加密标准)内核用于并行工作,从而提高了加密模块的速度。此外,AES(高级加密标准)加密算法的密钥长度设计为分别具有128位,256位和192位的三种可选配置以及六种可选的加密算法模式:CBC(密码块链接)模式,ECB(电子密码本) )模式,GCM(Galois / Counter Mode)模式,XTS(cipherteXT Stealing)模式,CTR(CounTeR)模式和3DES模式,这为其应用程序增加了灵活性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号