Design Low-Power Pulse-Triggered Flip-Flop using 90 nm CMOS Technology

摘要

VLSI Design analysis of three important considerations is power, area and delay. Flipflop is one of the most power consumption components. As the power budget of today’s portable digital circuits is severely limited. It is important to reduce the power di