...
首页> 外文期刊>Design & Test of Computers, IEEE >Hardware Obfuscation and Logic Locking: A Tutorial Introduction
【24h】

Hardware Obfuscation and Logic Locking: A Tutorial Introduction

机译:硬件混淆和逻辑锁定:教程介绍

获取原文
获取原文并翻译 | 示例

摘要

Editor's note: If you are designing or integrating hardware IP blocks into your designs, and you are using common global supply chains, then reading this overview article on how to protect your IP against reverse engineering, piracy, and malicious alteration attacks is a must. The authors give a comprehensive overview of current countermeasures that can be used at RTL, gate-, and layout-level to protect your design with a focus on combinational and sequential logic locking and a discussion on merits, overheads, and shortcomings of such techniques. -Jurgen Teich, FAU Erlangen
机译:编者注:如果您正在设计或将硬件IP块集成到您的设计中,并且您正在使用公共全球供应链,然后阅读此概述文章,了解如何保护您的知识产权,盗版,盗版和恶意改建攻击是必要的。作者提供了全面的当前对策,可用于RTL,门和布局级别,以保护您的设计,重点是组合和顺序逻辑锁定以及对这些技术的优点,开销和缺点的讨论。 -Jurgen Teich,FAU Erlangen

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号