Sampling and controlling faster than the computational delay

摘要

For a sampled-data control system, the authors propose to choose the time between samples to be shorter than the computational delay involved in computing the control signal, an approach called as intra-delay sampling. It is shown that, utilising a parallel computing architecture, this is indeed feasible and that intra-delay sampling schemes yield better performance than their slower sampling counterparts.