首页> 外文期刊>Computers, IEEE Transactions on >Parallel AES Encryption Engines for Many-Core Processor Arrays
【24h】

Parallel AES Encryption Engines for Many-Core Processor Arrays

机译:用于多核处理器阵列的并行AES加密引擎

获取原文
获取原文并翻译 | 示例
           

摘要

By exploring different granularities of data-level and task-level parallelism, we map 16 implementations of an Advanced Encryption Standard (AES) cipher with both online and offline key expansion on a fine-grained many-core system. The smallest design utilizes only six cores for offline key expansion and eight cores for online key expansion, while the largest requires 107 and 137 cores, respectively. In comparison with published AES cipher implementations on general purpose processors, our design has 3.5-15.6 times higher throughput per unit of chip area and 8.2-18.1 times higher energy efficiency. Moreover, the design shows 2.0 times higher throughput than the TI DSP C6201, and 3.3 times higher throughput per unit of chip area and 2.9 times higher energy efficiency than the GeForce 8800 GTX.
机译:通过探索数据级和任务级并行性的不同粒度,我们在细粒度的多核系统上映射了在线和离线密钥扩展的16种高级加密标准(AES)密码实现。最小的设计仅使用六个内核进行离线密钥扩展,而仅使用八个内核进行在线密钥扩展,而最大的设计则分别需要107和137个内核。与在通用处理器上发布的AES密码实施方案相比,我们的设计每单位芯片面积的吞吐量提高了3.5-15.6倍,能源效率提高了8.2-18.1倍。此外,该设计的吞吐量是TI DSP C6201的2.0倍,每芯片面积的吞吐量是3.3倍,能源效率是GeForce 8800 GTX的2.9倍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号