首页> 外文期刊>Computers & Digital Techniques, IET >VLSI implementation of anti-notch lattice structure for identification of exon regions in Eukaryotic genes
【24h】

VLSI implementation of anti-notch lattice structure for identification of exon regions in Eukaryotic genes

机译:VLSI实施抗凹口晶格结构,用于鉴定真核基因的外显子区

获取原文
获取原文并翻译 | 示例
       

摘要

In a Eukaryotic gene, identification of exon regions is crucial for protein formation. The periodic-3 property of exon regions has been used for its identification. An anti-notch infinite impulse response (IIR) filter is mostly employed to recognise this periodic-3 property. The lattice structure realisation of anti-notch IIR filter requires less hardware over direct from-II structures. In this study, a hardware implementation of IIR anti-notch filter lattice structure is carried out on Zynq-series (Zybo board) field programmable gate array (FPGA). The performance of hardware design has been improved using techniques like retiming, pipelining and unfolding and finally assessed on various Eukaryotic genes. The hardware implementation reduces the time frame to analyse the DNA sequence of Eukaryotic genes for protein formation, which plays a significant role in detecting individual diseases from genetic reports. Here, the performance evaluation is carried out in MATLAB simulation environment and the results are found similar. Application-specific integrated circuit (ASIC) implementation of the anti-notch filter lattice structure is also carried out on CADENCE-RTL compiler. It is observed that the FPGA implementation is 31 to 34 times faster and ASIC implementation is 58 to 64 times faster compared to the results generated by MATLAB platform with similar prediction accuracy.
机译:在真核基因中,外显子区域的鉴定对于蛋白质形成至关重要。外显子区域的定期3财产已被用于其鉴定。抗签收无限脉冲响应(IIR)滤波器主要用于识别该周期3财产。防签收IIR过滤器的格子结构实现需要较少的硬件直接从II-II结构。在本研究中,在Zynq系列(Zybo Board)现场可编程门阵列(FPGA)上执行IIR防签收滤光片晶格结构的硬件实现。使用像重度,流水线和展开等技术的技术改进了硬件设计的性能,并且最终在各种真核基因上评估。硬件实现减少了分析蛋白质形成真核基因的DNA序列的时间帧,这在检测来自遗传报告的个体疾病方面发挥着重要作用。这里,在MATLAB仿真环境中进行性能评估,结果是相似的。在Cadence-RTL编译器上还进行了特定于应用的集成电路(ASIC)实现。观察到,与Matlab平台具有相似预测精度的Matlab平台的结果,FPGA实现速度快31至34倍,并且ASIC实现比Matlab平台产生的结果更快。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号