Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders

Wenjie Li; Jing Tian; Jun Lin; Zhongfeng Wang

首页> 外文期刊>IEEE communications letters >Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders

【24h】

Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders

机译：用于低复杂度和低延迟编码器的修改后的GII-BCH代码

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

Generalized integrated interleaved Bose–Chaudhuri–Hocquenghem (GII-BCH) codes show great potentials in some storage applications, such as flash memory programming, since they need less redundancy than the simple interleaved BCH codes for a target reliabil

机译：通用集成的交错Bose–Chaudhuri–Hocquenghem（GII-BCH）代码在某些存储应用（例如闪存编程）中显示出巨大的潜力，因为与目标可靠的简单交错BCH代码相比，它们需要更少的冗余

著录项

来源
《IEEE communications letters》 |2019年第5期|785-788|共4页
作者
Wenjie Li; Jing Tian; Jun Lin; Zhongfeng Wang;
展开▼
作者单位

School of Electronic Science and Engineering Nanjing University Nanjing China;

School of El;

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类
关键词
Encoding; Generators; Decoding; Redundancy; Complexity theory; Systematics; Hardware;

机译：编码;发电机;解码;冗余;复杂性理论;系统学硬件;

相似文献

外文文献
中文文献
专利

1. Low-Complexity Low-Latency Architecture for Matching of Data Encoded With Hard Systematic Error-Correcting Codes [J] . Kong B.Y., Jo J., Jeong H., Very Large Scale Integration (VLSI) Systems, IEEE Transactions on . 2014,第7期

机译：低复杂度，低延迟的体系结构，用于匹配用硬系统错误校正码编码的数据
2. Low-latency low-complexity heap-based extended min-sum algorithms for non-binary low-density parity-check codes [J] . Youngjun Hwang, Kyeongcheol Yang, Kyungwhoon Cheun Communications, IET . 2015,第9期

机译：低延迟，低复杂度，基于堆的扩展最小和算法，用于非二进制低密度奇偶校验码
3. High-Throughput Low-Latency Encoder and Decoder for a Class of Generalized Reed–Solomon Codes for Short-Reach Optical Communications [J] . Zheng Bo, Condo Carlo, Gross Warren J., Circuits and Systems II: Express Briefs, IEEE Transactions on . 2020,第4期

机译：用于短途光学通信的一类广义簧片码的高吞吐量低延迟编码器和解码器
4. A FPGA Implementation of Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency [C] . Suhas B Shirol, Ramakrishnan S, Priyatam Kumar, 2018 Second International Conference on Electronics, Communication and Aerospace Technology . 2018

机译：基于低复杂度，低延迟的数据编码架构匹配的硬系统纠错码的FPGA实现
5. Low-latency low-complexity channel decoder architectures for modern communication systems. [D] . Zhang, Chuan. 2012

机译：用于现代通信系统的低延迟，低复杂度的信道解码器体系结构。
6. Low-Complexity and Hardware-Friendly H.265/HEVC Encoder for Vehicular Ad-Hoc Networks [O] . Xiantao Jiang, Jie Feng, Tian Song, 2019

机译：适用于车载Ad-Hoc网络的低复杂度且硬件友好的H.265 / HEVC编码器
7. Art of Constructing Low-complexity Encoders/Decoders for Constrained Block Codes [O] . Dharmendra Modha, Brian Marcus 2001

机译：构造受限块码的低复杂度编码器/解码器的艺术

Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders

摘要

著录项

相似文献

相关主题

期刊订阅