...
首页> 外文期刊>Circuits and Systems for Video Technology, IEEE Transactions on >Time Multiplexed VLSI Architecture for Real-Time Barrel Distortion Correction in Video-Endoscopic Images
【24h】

Time Multiplexed VLSI Architecture for Real-Time Barrel Distortion Correction in Video-Endoscopic Images

机译:用于视频内窥镜图像中实时桶形失真校正的时分复用VLSI架构

获取原文
获取原文并翻译 | 示例
           

摘要

A low-cost very large scale integration (VLSI) implementation of real-time correction of barrel distortion for video-endoscopic images is presented in this paper. The correcting mathematical model is based on least-squares estimation. To decrease the computing complexity, we use an odd-order polynomial to approximate the back-mapping expansion polynomial. By algebraic transformation, the approximated polynomial becomes a monomial form which can be solved by Hornor's algorithm. With the iterative characteristic of Hornor's algorithm, the hardware cost and memory requirement can be conserved by time multiplexed design. In addition, a simplified architecture of the linear interpolation is used to reduce more computing resource and silicon area. The VLSI architecture of this paper contains 13.9-K gates by using a 0.18 $mu{rm m}$ CMOS process. Compared with some existing distortion correction techniques, this paper reduces at least 69% hardware cost and 75% memory requirement.
机译:本文提出了一种视频内窥镜图像桶形失真实时校正的低成本超大规模集成(VLSI)实现。校正数学模型基于最小二乘估计。为了降低计算复杂度,我们使用奇数阶多项式来近似后映射展开多项式。通过代数变换,近似多项式变为可通过Hornor算法求解的单项式。利用Hornor算法的迭代特性,可以通过时分多路复用设计节省硬件成本和内存需求。另外,使用线性插值的简化架构来减少更多的计算资源和硅面积。本文的VLSI架构采用0.18μmCMOS工艺包含13.9-K门。与某些现有的失真校正技术相比,本文减少了至少69%的硬件成本和75%的内存需求。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号