首页> 美国卫生研究院文献>Beilstein Journal of Nanotechnology >The role of the Ge mole fraction in improving the performance of a nanoscale junctionless tunneling FET: concept and scaling capability
【2h】

The role of the Ge mole fraction in improving the performance of a nanoscale junctionless tunneling FET: concept and scaling capability

机译:Ge摩尔分数在改善纳米级无结隧穿FET性能中的作用:概念和缩放能力

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

In this paper, a new nanoscale double-gate junctionless tunneling field-effect transistor (DG-JL TFET) based on a Si1− xGex/Si/Ge heterojunction (HJ) structure is proposed to achieve an improved electrical performance. The effect of introducing the Si1− xGex material at the source side on improving the subthreshold behavior of the DG-JL TFET and on suppressing ambipolar conduction is investigated. Moreover, the impact of the Ge mole fraction in the proposed Si1− xGex source region on the electrical figures of merit (FoMs) of the transistor, including the swing factor and the I ON/I OFF ratio is analyzed. It is found that the optimized design with 60 atom % of Ge offers improved switching behavior and enhanced derived current capability at the nanoscale level, with a swing factor of 42 mV/dec and an I ON/I OFF ratio of 115 dB. Further, the scaling capability of the proposed Si1− xGex/Si/Ge DG-HJ-JL TFET structure is investigated and compared to that of a conventional Ge-DG-JL TFET design, where the optimized design exhibits an improved switching behavior at the nanoscale level. These results make the optimized device suitable for designing digital circuit for high-performance nanoelectronic applications.
机译:本文提出了一种基于Si1-xGex / Si / Ge异质结(HJ)结构的新型纳米级双栅无结隧穿场效应晶体管(DG-JL TFET),以实现改善的电性能。研究了在源极侧引入Si1-xGex材料对改善DG-JL TFET的亚阈值行为和抑制双极性传导的影响。此外,分析了所提议的Si1-xGex源区中的Ge摩尔分数对晶体管的电气品质因数(FoMs)的影响,包括摆动因子和I ON / I OFF比。发现具有60原子%Ge的优化设计在纳米级水平上提供了改善的开关性能和增强的导出电流能力,摆幅为42 mV / dec,I ON / I OFF比为115 dB。此外,研究了拟议的Si1-xGex / Si / Ge DG-HJ-JL TFET结构的缩放能力,并将其与传统的Ge-DG-JL TFET设计的缩放能力进行了比较,在传统设计中,优化的设计显示了改善的开关性能。纳米级。这些结果使优化的器件适合于设计用于高性能纳米电子应用的数字电路。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号