首页> 中文期刊>集成技术 >基于FPGA的局部动态可重构技术研究

基于FPGA的局部动态可重构技术研究

     

摘要

As a combination method of hardware and software in embedded systems design, reconifguration technology has a great advantage for its reliability and system integration. Dynamic reconifguration technology of FPGA can not only satisfy these requirements, but also strengthen the adaptivity of the system and reduce costs. In this paper, dynamic local reconifguration was introduced and the EAPR design process was presented with improvement. Then the entire design was implemented with the Virrtex-ML403 development board produced by Xilinx to verify the validity of the method and guarantee the stability of the system. It is good for efifcient management and rational utilization of resources in practical applications.%可重构技术作为嵌入式系统中软硬件结合的设计方法,在可靠性、系统高集成度方面有很大优势。现场可编辑门阵列(Field Programmable Gate Array,FPGA)不仅可以满足这些客观需求,还加强了系统的自适应性,降低了开发成本。文章介绍了动态局部重构的实现方法,并在早期获取部分可重构(Early Access Partial Reconfiguration,EAPR)方法的基础上加以改进。之后使用Xilinx生产的Virtex-ML403开发板实现整个设计,验证该方法的有效性,保证系统的稳定,在实际应用的实现中有利于对资源有效的管理和合理的利用。

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号