首页> 外文期刊>电子科学学刊(英文版) >SPLIT-ADC BASED DIGITAL BACKGROUND CALIBRATION FOR TIME-INTERLEAVED ADC
【24h】

SPLIT-ADC BASED DIGITAL BACKGROUND CALIBRATION FOR TIME-INTERLEAVED ADC

机译:基于时间间隔ADC的基于SPLIT-ADC的数字背景校准

获取原文
获取原文并翻译 | 示例
       

摘要

A novel Time-Interleaved Analog-to-Digital Converter (TIADC) digital background calibration for the mismatches of offsets,gain errors,and timing skews based on split-ADC is proposed.Firstly,the split-ADC channels in present TIADC architecture are designed to convert input signal at two different channel sampling rates so that redundant channel to facilitate pair permutation is avoided.Secondly,a high-order compensation scheme for correction of timing skew error is employed for effective calibration to preserve high-resolution when input frequency is high.Numerical simulation performed by MATLAB for a 14-bit TIADC based on 7 split-ADC channels shows that Signal-to-Noise and Distortion Ratio (SNDR) and Spurious Free Dynamic Range (SFDR) of the TIADC achieve 86.2 dBc and 106 dBc respectively after calibration with normalized input frequency near Nyquist frequency.
机译:提出了一种新的基于交错ADC的时间交错模数转换器(TIADC)数字背景校准技术,用于失调,增益误差和时序偏斜的匹配。首先,设计了当前TIADC架构中的分裂ADC通道在两个不同的通道采样率下转换输入信号,从而避免了冗余通道,以利于线对排列。其次,采用高阶补偿方案校正时序偏斜误差,以有效地进行校准,以在输入频率较高时保持高分辨率。 MATLAB对基于7个拆分ADC通道的14位TIADC进行的数值仿真显示,TIADC的信噪比和失真比(SNDR)和无杂散动态范围(SFDR)分别达到86.2 dBc和106 dBc校准后,使用接近奈奎斯特频率的归一化输入频率。

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号