Testability Analysis at Switch Level for CMOS Circuits

摘要

In this paper we propose a controllability and observability measure at switch level for CMOS circuits based on the cost analysis approach.The complexityof the algorithm is nearly linear.