首页> 外文会议>VLSI Technology (VLSIT), 2012 Symposium on >A novel low resistance gate fill for extreme gate length scaling at 20nm and beyond for gate-last high-k/metal gate CMOS technology
【24h】

A novel low resistance gate fill for extreme gate length scaling at 20nm and beyond for gate-last high-k/metal gate CMOS technology

机译:一种新颖的低电阻栅极填充材料,可实现20nm甚至更高的极限栅极长度缩放,适用于后栅极高k /金属栅极CMOS技术

获取原文
获取原文并翻译 | 示例

摘要

Replacement metal gate (RMG) process requires gate fill with low resistance materials on top of work function tuning metals. Conventional titanium (Ti)-aluminum (Al) based RMG metal fill scheme for low resistance gate formation becomes challenging with further gate length scaling for 20nm node and beyond. In this work, we have demonstrated competitive low resistance gate formation at smaller than 25nm Lgate using a novel cobalt (Co)-aluminum based metal fill scheme for extreme gate length scaling. Challenges in CMP for the implementation as well as assessment on resistance and device characteristics of this new low resistance fill scheme are also discussed.
机译:替代金属栅极(RMG)工艺要求在功函数调谐金属之上用低电阻材料填充栅极。随着用于20nm及更高节点的栅极长度的进一步缩放,用于低电阻栅极形成的传统的基于钛(Ti)-铝(Al)的RMG金属填充方案变得具有挑战性。在这项工作中,我们已经证明了使用新颖的基于钴(Co)-铝的金属填充方案在极短的栅极长度范围内实现小于25nm Lgate的竞争性低电阻栅极形成。还讨论了CMP实施中的挑战以及对这种新的低电阻填充方案的电阻和器件特性的评估。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号