首页> 外文会议>VLSI circuits and systems IV >Method for run time hardware code profiling for algorithm acceleration
【24h】

Method for run time hardware code profiling for algorithm acceleration

机译:用于算法加速的运行时硬件代码配置文件的方法

获取原文
获取原文并翻译 | 示例

摘要

In this paper we propose a method for run time profiling of applications on instruction level by analysis of loops. Instead of looking for coarse grain blocks we concentrate on fine grain but still costly blocks in terms of execution times. Most code profiling is done in software by introducing code into the application under profile witch has time overhead, while in this work data for the position of a loop, loop body, size and number of executions is stored and analysed using a small non intrusive hardware block. The paper describes the system mapping to runtime reconfigurable systems. The fine grain code detector block synthesis results and its functionality verification are also presented in the paper. To demonstrate the concept MediaBench multimedia benchmark running on the chosen development platform is used.
机译:在本文中,我们提出了一种通过循环分析在指令级对应用程序进行运行时性能分析的方法。我们没有寻找粗粮块,而是专注于细粮,但是就执行时间而言,它们仍然是昂贵的。大多数代码配置文件是通过在配置文件中将代码引入应用程序中而在软件中完成的,这会花费很多时间,而软件分析是通过软件完成的,而在此工作中,使用小型非侵入式硬件存储并分析了循环位置,循环体,执行大小和执行次数的数据块。本文描述了到运行时可重配置系统的系统映射。文中还给出了细码检测器块的合成结果及其功能验证。为了演示概念,使用了在所选开发平台上运行的MediaBench多媒体基准测试。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号