首页> 外文会议>Quantum technology and optimization problems >On the Influence of Initial Qubit Placement During NISQ Circuit Compilation
【24h】

On the Influence of Initial Qubit Placement During NISQ Circuit Compilation

机译:NISQ电路编译过程中初始量子位放置的影响

获取原文
获取原文并翻译 | 示例

摘要

Noisy Intermediate-Scale Quantum (NISQ) machines are not fault-tolerant, operate few qubits (currently, less than hundred), but are capable of executing interesting computations. Above the quantum supremacy threshold (approx. 60 qubits), NISQ machines are expected to be more powerful than existing classical computers. One of the most stringent problems is that computations (expressed as quantum circuits) have to be adapted (compiled) to the NISQ hardware, because the hardware does not support arbitrary interactions between the qubits. This procedure introduces additional gates (e.g. SWAP gates) into the circuits while leaving the implemented computations unchanged. Each additional gate increases the failure rate of the adapted (compiled) circuits, because the hardware and the circuits are not fault-tolerant. It is reasonable to expect that the placement influences the number of additionally introduced gates. Therefore, a combinatorial problem arises: how are circuit qubits allocated (placed) initially to the hardware qubits? The novelty of this work relies on the methodology used to investigate the influence of the initial placement. To this end, we introduce a novel heuristic and cost model to estimate the number of gates necessary to adapt a circuit to a given NISQ architecture. We implement the heuristic (source code available on github) and benchmark it using a standard compiler (e.g. from IBM Qiskit) treated as a black box. Preliminary results indicate that cost reductions of up to 10% can be achieved for practical circuit instances on realistic NISQ architectures only by placing qubits differently than default (trivial placement).
机译:嘈杂的中级量子(NISQ)机器不是容错的,只操作很少的qubit(当前少于一百个),但是能够执行有趣的计算。在量子至上阈值(约60量子位)以上,预计NISQ机器将比现有的经典计算机更强大。最严格的问题之一是必须将计算(表示为量子电路)适应(编译)到NISQ硬件,因为该硬件不支持量子位之间的任意交互。该过程将附加的门(例如,SWAP门)引入到电路中,同时保持实现的计算不变。每个附加门都会增加适配(编译)电路的故障率,因为硬件和电路都不容错。可以合理预期放置位置会影响额外引入的浇口数量。因此,出现了一个组合问题:最初如何将电路量子位分配(放置)到硬件量子位?这项工作的新颖性取决于用于调查初始放置的影响的方法。为此,我们引入了一种新颖的启发式和成本模型来估计使电路适应给定NISQ架构所需的门数。我们实现启发式算法(可在github上找到源代码),并使用被视为黑盒的标准编译器(例如,来自IBM Qiskit的标准编译器)对其进行基准测试。初步结果表明,仅通过将量子位的放置与默认位置(平凡的放置)不同,在实际的NISQ架构上的实际电路实例就可以将成本降低多达10%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号