Large CMOS Imager Using Hadamard Transform Based Multiplexing

摘要

We have developed a concept design for a large (～10k x 10k) CMOS imaging array whose elements are grouped in small subarrays with N pixels in each. The subarrays are code-division multiplexed using the Hadamard Transform (HT) based encoding. The Hadamard code improves the signal-to-noise (SNR) ratio to the reference of the read-out amplifier noise by a factor of N~(1/2). This way of grouping pixels reduces the number of hybridization bumps by N. A single chip layout has been designed and the architecture of the imager has been developed to accommodate the HT based multiplexing into the existing CMOS technology. The imager architecture allows for a trade-off between the speed and the sensitivity. The envisioned imager would operate at a speed > 100 fps with the pixel noise < 20 e~-. The power dissipation would be ～ 100 pW/pixel. The combination of the large format, high speed, high sensitivity and low power dissipation are very attractive for space applications.