首页> 外文会议>RTL and high level testing : Digest of papers >A Genetic Testing Framework for Self-Testing of Microprocessor Cores
【24h】

A Genetic Testing Framework for Self-Testing of Microprocessor Cores

机译:微处理器内核自我测试的遗传测试框架

获取原文
获取原文并翻译 | 示例

摘要

As the use of general and special processors as embedded cores in SoC designs increases, developing high quality test programs becomes important. Our software-based self-testing approach is based on using macros that include a sequence of instructions to exercise all operations performed by each component of the processor being tested. Generation of the macros require instruction set and data transfer path information which is extracted from processor's RTL and ISA descriptions. We employ Genetic Algorithms (GAs) to choose a suitable sequence of macros for the test program and assigning good data values to the composing instructions of macros. In the former case, we utilize high-level fault coverage measurement metrics to alleviate the time overhead of simulations needed in GA for evaluation of the solutions. The method discussed here was applied to a benchmark processor to demonstrate steps involved in our approach.
机译:随着将通用和专用处理器用作SoC设计中的嵌入式内核,开发高质量的测试程序变得越来越重要。我们基于软件的自测试方法基于使用包含一系列指令的宏,这些指令可以执行由被测试处理器的每个组件执行的所有操作。宏的生成需要从处理器的RTL和ISA描述中提取的指令集和数据传输路径信息。我们采用遗传算法(GA)为测试程序选择合适的宏序列,并为宏的组成指令分配良好的数据值。在前一种情况下,我们利用高级故障覆盖率测量指标来减轻GA中用于评估解决方案所需的仿真时间。这里讨论的方法应用于基准处理器,以演示我们方法中涉及的步骤。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号