Compensating Algorithmic-Loop Performance Degradation in Asynchronous Circuits Using Hardware Multi-threading

摘要

Asynchronous circuits have shown their advantage in many applications. This paper is an effort to cope with one of the major performance bounds of asynchronous circuits; the algorithmic loop dependence. While many techniques are developed to improve the p