Quality Considerations in Delay Fault Testing

摘要

We examine delay models used in VLSI circuit testing. Our study includes electrical-level simulation experiments with HSPICE. We show phenomena which significantly affect the actual delays, but which are not taken into account by the existing models used in testing. Our analysis questions the test quality offered by test generation procedures used so far.