首页> 外文会议>Optics and Photonics for Information Processing; Proceedings of SPIE-The International Society for Optical Engineering; vol.6695 >Design of Half and Full Optical Binary Adders Using the Polarization Optical Processor Architecture
【24h】

Design of Half and Full Optical Binary Adders Using the Polarization Optical Processor Architecture

机译:使用偏振光学处理器架构设计半光学和全光学二进制加法器

获取原文
获取原文并翻译 | 示例

摘要

We recently developed and patented the polarization optical processor (POP) and its architecture. It can be used to implement all types of digital binary devices, current and future. Binary adders are used to add binary numbers, as their names suggest. In this paper, we present the design of half and full optical binary adders using the POP architecture. A clear, simple, and easy-to-follow step-by-step design procedure is provided along with an explanation of the operation of each optical adder as a simulated bullet-train moving at the speed of light on an input-controlled preconfigured railroad system, which simplifies the understanding of the system operation.
机译:我们最近开发了偏振光学处理器(POP)及其架构并申请了专利。它可以用于实现当前和将来的所有类型的数字二进制设备。顾名思义,二进制加法器用于添加二进制数。在本文中,我们介绍了使用POP架构的半光和全光二进制加法器的设计。提供了清晰,简单且易于遵循的分步设计过程,并解释了每个光学加法器的操作,作为模拟子弹头列车以光速在输入控制的预配置铁路上移动系统,从而简化了对系统操作的理解。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号