首页> 外文会议>IEEE symposium on FPGAs for custom computing machines >Hardware-software codesign of multidimensional programs
【24h】

Hardware-software codesign of multidimensional programs

机译:硬件 - 软件多维程序编号

获取原文

摘要

Presents a method for parametrised partitioning of multidimensional programs for acceleration using a hardware coprocessor. The method involves a divide-and-conquer structure, with the "divide" and "merge" phases carried out by a general-purpose processor, while the "conquer" phase is handled by application-specific hardware. The partitioning strategy has been captured in a simple functional language, and we have automated the production of partitioned programs in this language. Our approach has been tested on an FPGA-based system using a number of computer vision algorithms, including the Canny edge detector, and the performance is compared against executing the programs on the PC host.
机译:呈现使用硬件协处理器的加速度的参数分区参数分区方法。该方法涉及划分和征服结构,具有通过通用处理器执行的“划分”和“合并”阶段,而“征服”相位由特定于应用的硬件处理。分区策略已以简单的功能语言捕获,我们已自动化此语言的分区程序。我们的方法已经在使用多个计算机视觉算法的基于FPGA的系统上进行了测试,包括Canny Edge探测器,并将性能与在PC主机上执行程序进行比较。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号