首页> 外文会议>IEEE International High Level Design Validation and Test Workshop >Single-source hardware modeling of different abstraction levels with State Charts
【24h】

Single-source hardware modeling of different abstraction levels with State Charts

机译:不同抽象级别的单源硬件建模与状态图表

获取原文

摘要

This paper presents an approach and a framework for hardware modeling on different abstraction levels, from untimed to cycle-accurate. Being based on UML State Charts, the graphical input language is intuitive to use and can directly serve as the documentation of the model. Compared to previous approaches, we propose an extension to UML that allows specifying all supported abstraction levels of a model in a single source, easing both development and debugging. We also present a code generator that allows selecting a specific abstraction level from the model to automatically generate SystemC code for it. Additionally, we use a modeling style extending existing work for purely cycle-accurate State Charts so that a previously presented code generation approach for VHDL can be reused.
机译:本文介绍了一种方法和不同抽象级别的硬件建模框架,从无线到循环准确。 基于UML状态图表,图形输入语言直观使用,可以直接用作模型的文档。 与以前的方法相比,我们向UML提出了一个扩展,允许在单个源中指定模型的所有支持的抽象级别,缓解开发和调试。 我们还介绍了一个代码生成器,允许从模型中选择特定的抽象级别以自动为其生成Systemc代码。 此外,我们使用建模样式扩展现有工作的纯循环准确状态图表,以便可以重复使用先前呈现的VHDL的代码生成方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号