A method of producing multiple models of a hardware (integrated circuit) design including: translating a master model of a design of the integrated circuit to at least first and second models that are functionally equivalent to the master model and that are at different levels of abstraction from each other, and in which each of the first and second models includes integrated circuit timing information that is accurate for its level of abstraction.
展开▼
