Implementation of Vector Floating-point processing unit on FPGAs for high performance computing

摘要

A vector floating point unit (VFPU) for high accuracy scientific computing is reported. The core module, a vector register file, is divided into eight lanes. One lane contains 16 vector registers, each including 16times32-bit elements, and is connected to