首页> 外文会议>International Conference on Data Processing, Artificial Intelligence, and Communications >Design of Single Carrie-Frequency Domain Equalization System Based on FPGA

【24h】

Design of Single Carrie-Frequency Domain Equalization System Based on FPGA

机译：基于FPGA的单架升降型域均衡系统设计

获取原文

页面导航

著录项
相似文献
相关主题

著录项

来源
《International Conference on Data Processing, Artificial Intelligence, and Communications》|2018年|1 CD-ROM|共6页
会议地点
作者
Jingang Xu; Junjie Sun; Qingqian Kang;
展开▼
作者单位

展开▼
会议组织
原文格式 PDF
正文语种
中图分类计算技术、计算机技术;
关键词

相似文献

外文文献
中文文献
专利

1. Research on Designment of Management System for Power Source Equalizing Charge Based on FPGA control [J] . Haifeng Lin, Ruili Mao The Open Electrical & Electronic Engineering Journal . 2017,第1期

机译：基于FPGA控制的电源均衡充电管理系统设计研究。
2. Research on Design of Management System for Power Source Equalizing Charge based on FPGA control [J] . Haifeng Lin, Ruili Mao International journal of online engineering . 2016,第02期

机译：基于FPGA控制的电源均衡充电管理系统设计研究。
3. Unique-Word Based Single Carrier Systems with Adaptive Frequency Domain Equalization [J] . Gang Su, Mohammed Teeti, Li Tan Advanced Science Letters . 2013,第7期

机译：具有自适应频域均衡的基于唯一词的单载波系统
4. Design of Single Carrie-Frequency Domain Equalization System Based on FPGA [C] . Jingang Xu, Junjie Sun, Qingqian Kang International Conference on Data Processing, Artificial Intelligence, and Communications;Ocean University of China . 2018

机译：基于FPGA的单载波频域均衡系统设计。
5. Channel estimation in Single Carrier Frequency Domain Equalization Space Division Multiple Access systems [D] . Siddiqui, Fayyaz Ahmad 2008

机译：单载波频域均衡空分多址系统中的信道估计
6. Design and Validation of an FPGA-Based Configurable Transcranial Doppler Neurofeedback System for Chronic Pain Patients [O] . Beatriz Rey, Alejandro Rodríguez, Enrique Lloréns-Bufort, 2018

机译：基于FPGA的慢性疼痛患者可配置经颅多普勒神经反馈系统的设计与验证
7. Single Carrier Frequency Domain Equalization Technology based on Gibbs Sampling and Design of Semi-blind Single Carrier Underwater Acoustic Communication Receiver [O] . 张胜楠 2016

机译：基于吉布斯采样的单载波频域均衡技术及半盲单载波水下声通信接收机的设计
8. Susceptibility of Redundant Versus Singular Clock Domains Implemented in SRAM-Based FPGA TMR Designs. [R] . Berg, M. D., LaBel, K. A., Pellish, J. 2016

机译：在基于sRam的FpGa TmR设计中实现冗余与奇异时钟域的易感性。

获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

客服微信
服务号