首页> 外文会议>International Conference on Future Computer and Information Technology >Design and FPGA implementation of channel estimation based on carrier aggregation for next-generation WLANs
【24h】

Design and FPGA implementation of channel estimation based on carrier aggregation for next-generation WLANs

机译:基于下一代WLAN的载波聚合的信道估计的设计与FPGA实现

获取原文

摘要

In this paper, the design, implementation of channel estimation (CE) techniques are presented, based on the spectrum sensing scenarios of the very high throughput (VHT) wireless local area network (WLAN). Carrier aggregation (CA) can support the extension of wider bandwidth and lead to higher peak data rate. In addition CE is one of the crucial techniques in modern OFDM-MIMO systems due to the uncertainty of wireless channels. However, the separated carriers will affect and change traditional CE methods. In practice, there are few algorithms and designs about CE based on CA. Based on a VHT WLAN testbed with a throughput of 1.1Gbps, this paper will introduce a novel design and implementation of one algorithm used for CA. This implementation reduces FPGA resources significantly and keeps the original data rate.
机译:在本文中,基于非常高吞吐量(VHT)无线局域网(WLAN)的频谱感测场景,呈现了频道估计(CE)技术的设计。 载波聚合(CA)可以支持更广泛带宽的扩展并导致更高的峰值数据速率。 此外,由于无线频道的不确定性,CE是现代OFDM-MIMO系统中的重要技术之一。 然而,分离的载体将影响和改变传统的CE方法。 在实践中,基于CA的CE很少有算法和设计。 基于一个VHT WLAN测试吞吐量1.1Gbps,本文将引入用于CA的一种算法的新颖设计和实现。 此实现显着降低了FPGA资源并保持原始数据速率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号