首页> 外文会议>International Conference on Advanced ICT and Education >Real Time Design and Realization of Digital Radar Pulse Compression Based on Linear Frequency Modulation (LFM) without Components around Zero Frequency Using FPGA
【24h】

Real Time Design and Realization of Digital Radar Pulse Compression Based on Linear Frequency Modulation (LFM) without Components around Zero Frequency Using FPGA

机译:基于线性频率调制(LFM)的数字雷达脉冲压缩实时设计与实现,使用FPGA零频差的组件无组件

获取原文

摘要

Good range resolution can be achieved with a shorter pulse. But on the other hand, shorter pulses need more peak power. The shorter the pulse gets, the more should its peak power be increased so that enough energy is packed into the pulse. High Peak Power makes the design of transmitters and receivers more difficult since the components used to construct these must be able to withstand the peak power. One way to overcome the problem of high peak power is to convert the short pulse into a long one and using some form of modulation to increase the bandwidth of the long pulse so that the range resolution is not compromised. This technique is called Pulse Compression and is used widely in Radar applications where high peak power is undesirable. This paper introduces a new radar pulse compression system, using a type of Linear Frequency Modulation (LFM) signal which lacks components around zero frequency. A core structure of a pulse processor is similar to a standard matched filter, modified to suit the application. Flexibility in the design permits the use of multiple code types and lengths needed, which eliminate ambiguities, caused by high pulse repetition frequencies. The device used in this application is a field programmable gate array (FPGA) which has distinct advantages compared to other application specific integrated circuits (ASIC) for the purposes of this work. The FPGA provides flexibility, for example, full reconfiguration in milli-seconds and permits a complete single chip solution.
机译:通过较短的脉冲可以实现良好的范围分辨率。但另一方面,较短的脉冲需要更多的峰值功率。脉冲越短,它的峰值功率越多,使得足够的能量被包装到脉冲中。高峰功率使得变送器和接收器的设计更加困难,因为用于构造这些的组件必须能够承受峰值功率。克服高峰功率问题的一种方法是将短脉冲转换为长一个,并使用某种形式的调制来增加长脉冲的带宽,从而不损害范围分辨率。该技术称为脉冲压缩,广泛用于高峰功率是不希望的雷达应用中的。本文介绍了一种新的雷达脉冲压缩系统,采用了一种线性频率调制(LFM)信号,缺少零频率周围的组件。脉冲处理器的核心结构类似于标准匹配过滤器,修改以适合应用。设计灵活允许使用由高脉冲重复频率引起的含糊不清的多种代码类型和长度。本申请中使用的设备是现场可编程门阵列(FPGA),其与其他应用特定集成电路(ASIC)相比具有不同的优点,以便为此作品的目的。 FPGA提供灵活性,例如,在毫秒内完全重新配置,并允许完整的单芯片解决方案。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号