首页> 外文会议>International Conference on Anti-Counterfeiting, Security and Identification >Design and implementation of a debugging system for OpenRISC processor
【24h】

Design and implementation of a debugging system for OpenRISC processor

机译:OpenRISC处理器调试系统的设计与实现

获取原文

摘要

A gdb-based debugging system for OpenRISC1200 Processor based on IEEE1149.1 JTAG interface is developed. Unlike usual gdb-based embedded debugging systems, this system uses the hardware debugging modules in OpenRISC1200 Processor to extend GDB. Its debugging agent doesn’t work on the target but on the host computer, so it can work well without any target operating system support. In this paper, the system’s general frame design and realization of the main modules are explained in detail. It is verified by both FPGA prototype emulation and software simulation. It establishes a good foundation for further development on OpenRISC.
机译:开发了一种基于IEEE1149.1 JTAG接口的OpenRisc1200处理器的GDB的调试系统。与通常的基于GDB的嵌入式调试系统不同,该系统使用OpenRisc1200处理器中的硬件调试模块扩展GDB。它的调试代理在目标上不适用于主机,因此它可以在没有任何目标操作系统的支持下工作。在本文中,详细解释了系统的一般框架设计和主模块的实现。通过FPGA原型仿真和软件仿真验证。它为OpenRisc进一步发展建立了良好的基础。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号