首页> 外文会议>DesignCon >Building IC-Package-PCB System EMI/EMC Verification and Early Design Flows: Challenges and Methods
【24h】

Building IC-Package-PCB System EMI/EMC Verification and Early Design Flows: Challenges and Methods

机译:构建IC-Package-PCB系统EMI / EMC验证和早期设计流程:挑战和方法

获取原文

摘要

Package and PCB -system aware IC co-design and verification entails early awareness of signal integrity, power integrity, timing, and electromagnetic interference (EMI) impact on designs functionality and performance. Higher frequencies, along with stringent EMC regulations, are driving the need for developing EMI-aware design methodologies in the earlier and sign-off phases of the design cycle. This paper discusses the significant challenges of scale, connectivity, turnaround time, and accuracy needed in developing such a flow. In particular, the numerical effect of violating established EMI guidelines is quantified in the flow, enabling cutting-edge designs that are less conservative and still satisfy EMI constraints.
机译:包和PCB -System感知IC协同设计和验证需要早期了解信号完整性,功率完整性,时序和电磁干扰(EMI)对设计功能和性能的影响。较高的频率以及严格的EMC法规正在推动需要在设计周期的前面和签名阶段开发EMI感知设计方法。本文讨论了发展如此流动所需的规模,连接,周转时间和准确性的重大挑战。特别地,违反已建立的EMI指南的数值效果在流动中量化,使得能够减少保守,仍然满足EMI限制的尖端设计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号