首页> 外文会议>Design Conference >PCI Express 5.0 Solution Extending Study Through PCB Stackup and Geometry Optimization
【24h】

PCI Express 5.0 Solution Extending Study Through PCB Stackup and Geometry Optimization

机译:PCI Express 5.0解决方案通过PCB堆栈和几何优化扩展了研究

获取原文

摘要

HSIO (High Speed IO) differential interfaces solution space is shrinking as speed goes higher and higher even after applying upgraded and higher cost PCB materials. Three enablers based on stackup and geometry are analyzed, which includes copper thickness, core and prepreg thickness, and differential routing trace width and spacing. By applying these enables and together with a library covering popular PCB materials, a PCB routing case study on a PCIe 5.0 channel is analyzed and up to 2.6 inches solution space extension is seen after using 5-mil core.
机译:HSIO(高速IO)差分接口解决方案空间缩小为速度越来越高,即使在应用升级和更高的成本PCB材料之后,也越高。 分析了基于堆叠和几何形状的三个推动因素,包括铜厚度,芯和预浸料厚度,以及差分布线迹线宽度和间距。 通过应用这些启用和覆盖流行的PCB材料的库,分析了PCIe 5.0通道的PCB路由案例研究,使用5密耳芯之后可以看到高达2.6英寸的解决方案空间延伸。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号