首页> 外文会议>IEEE VLSI-TSA International Symposium on VLSI Design >Adaptive on-die termination resistors for high-speed transceiver
【24h】

Adaptive on-die termination resistors for high-speed transceiver

机译:用于高速收发器的自适应上终端电阻

获取原文

摘要

As the demand of data transmission bandwidth is increased, the issue of impedance matching becomes important factor for the high-speed serial link transceiver. Especially, there are many standards of the characteristic impedance in today's transmission media. We propose a digital approach of on-die adaptive termination resistors in the transceiver. It can match the characteristic impedance of coaxial cable automatically from 75 /spl Omega/ /spl sim/45 /spl Omega/ without any external component and bias. Using tsmc 0.18 /spl mu/m CMOS process, the tuning process can be finished in 14 clock cycles and the difference between termination resistor and coaxial cable is less than 5/spl Omega/ for the range of characteristic impedance from 75 /spl Omega/ to 45 /spl Omega/.
机译:随着数据传输带宽的需求增加,阻抗匹配问题成为高速串行链路收发器的重要因素。特别是,当今的传输媒体中有许多特征阻抗标准。我们提出了一种在收发器中的模具自适应终端电阻的数字方法。它可以从75 / SPL OMEGA / SPL SIM / 45 / SPL OMEGA /没有任何外部元件和偏置,匹配同轴电缆的特性阻抗。使用TSMC 0.18 / SPL MU / M CMOS工艺,调谐过程可以在14个时钟周期中完成,终端电阻和同轴电缆之间的差异小于5 / SPL OMEGA /用于75 / SPLω/的特性阻抗范围/到45 / spl omega /。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号