首页> 外文会议>IEEE VLSI-TSA International Symposium on VLSI Design >System-level HW/SW co-simulation framework for multiprocessor and multithread SoC
【24h】

System-level HW/SW co-simulation framework for multiprocessor and multithread SoC

机译:用于多处理器和多线程SoC的系统级HW / SW共模谱框架

获取原文

摘要

C/C++-based languages such as SystemC or SpecC can be used for both hardware and software description by raising the level of abstraction for hardware. This paper proposes techniques for fast and accurate high-level co-simulation for multithread and multiprocessor SoC design using SystemC for hardware and legacy C with RTOS (real-time operating system) API for software. Automatically modified legacy C synchronizes with SystemC clock events, and communicates with other modules through IO (input/output) variables and transaction level bus models. Generic RTOS scheduler and POS1X APIs are also provided for the real-time application. About three times faster co-simulation speed than the ISS-based co-simulation along with various profiling data with 95% accuracy were achieved.
机译:基于C / C ++的语言,例如SystemC或SypeC,可以通过提高硬件的抽象级别来用于硬件和软件描述。本文提出了用于多线程和多处理器SOC设计的快速准确高级共模的技术,用于使用Systemc为硬件和传统C具有RTOS(实时操作系统)API的软件。自动修改的传统C与Systemc时钟事件同步,并通过IO(输入/输出)变量和事务级别总线模型与其他模块通信。还提供了泛型RTOS调度程序和POS1x API用于实时应用程序。大约三倍的共仿真速度比基于ISS的共仿速度更快,以及实现了95%精度的各种分析数据。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号