首页> 外文会议>IEEE VLSI-TSA International Symposium on VLSI Design >A high-performance low power direct 2-D transform coding IP design for MPEG-4 AVC/H.264 with a switching power suppression technique
【24h】

A high-performance low power direct 2-D transform coding IP design for MPEG-4 AVC/H.264 with a switching power suppression technique

机译:具有开关功率抑制技术的MPEG-4 AVC / H.264的高性能低功耗直接2-D转换编码IP设计

获取原文

摘要

This paper proposes a high-performance low-power direct 2-D transform coding IP design for H.264 with a switching power suppression technique. The proposed transform coding design not only suitably arranges the data sequences in row and column transforms to greatly increase the data processing rate but also takes advantage of the correlation existed in natural video sequences to suppress the spurious switching power. When compared with the parallel transform architecture (Wang, et al., 2003), this design possesses 4 times higher data processing rate (in terms of pixels/cycle) and 3.52 times higher throughput (in terms of pixels/sec) at the cost of 1.80 times hardware cost in computing the multi-transform for H.264. In addition, without voltage scaling, the power consumed by the proposed forward transform design is only 35% of that consumed by the forward transform design in (Wang, et al., 2003) to maintain the same throughput. When the proposed switching power suppression technique is applied, the proposed transform design can perform digital cinema video coding format by consuming only 1.86 mW.
机译:本文提出了具有开关功率抑制技术的H.264的高性能低功耗直接2-D转换编码IP设计。所提出的转换编码设计不仅适当地将行和柱变换中的数据序列布置成大大增加数据处理率,而且利用自然视频序列中存在的相关性以抑制杂散的开关功率。与并行变换架构(Wang等,2003)进行比较时,该设计具有4倍的数据处理速率(在像素/周期方面),成本具有3.52倍的吞吐量(以像素/秒为本)计算H.264多变换的1.80倍硬件成本。此外,没有电压缩放,所提出的前进变换设计所消耗的功率仅为前向变换设计所消耗的35%(Wang,等,2003)以维持相同的吞吐量。当应用建议的开关功率抑制技术时,所提出的变换设计可以通过仅消耗1.86 MW来执行数字电影视频编码格式。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号