In this paper the AEC(acoustic echo canceller) is designed and implemented using VHDL. The designed Echo Canceller employs the pipeline and the master-slave structure, and is realized with FPGA. As an adaptive algorithm, the Normalized LMS algorithm is used. For the coefficient adjustment, the stochastic iteration algorithm(SIA) which uses only current residual values is used and the number of registers are evidently reduced and convergence speed is also much improved comparing to existing methods by using EAB of FPGA for FIR filter structure of transceiver. The designed Echo Canceller is verified with the test board implemented for this paper. With the top-down design and synthesis using VHDL, the design time is reduced and modular design is achieved.
展开▼
