首页> 外文会议>Design, Automation and Test in Europe Conference >Cost- and Power Optimized FPGA based System Integration: Methodologies and Integration of a Low-Power Capacity-based Measurement Application on Xilinx FPGAs
【24h】

Cost- and Power Optimized FPGA based System Integration: Methodologies and Integration of a Low-Power Capacity-based Measurement Application on Xilinx FPGAs

机译:基于成本和功率优化的FPGA系统集成:在Xilinx FPGA上基于低功耗容量的测量应用程序的方法和集成

获取原文

摘要

The application of Field Programmable Gate Arrays (FPGAs) in low power and low cost industrial mass products has become an important issue for designers of electronic systems. The flexibility and performance offered by reconfigurable hardware architectures often stands in the opposite to increased power consumption in comparison to Application Specific Integrated Circuit (ASIC) solutions. By exploiting the flexibility of reconfigurable hardware architectures, e.g. the capability of run-time HW reconfiguration of some modern FPGA devices, power consumption of FPGA-based solutions can be further decreased. This paper presents an approach for cost- and power optimized system integration of a low-power capacity-based measurement system by exploiting the dynamic and partial reconfiguration capability of Xilinx FPGAs.
机译:现场可编程门阵列(FPGA)在低功耗和低成本工业大众产品中的应用已成为电子系统设计人员的重要问题。与应用特定集成电路(ASIC)解决方案相比,可重新配置硬件架构提供的灵活性和性能通常与增加的功耗相反。通过利用可重新配置硬件架构的灵活性,例如,一些现代FPGA器件的运行时间HW重新配置的能力,可以进一步降低FPGA的解决方案的功耗。本文通过利用Xilinx FPGA的动态和部分重配置能力,提出了一种基于低功耗容量的测量系统的成本和功率优化系统集成的方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号