MOS device technology trend and future direction

摘要

Summary form only given. It is pointed out that IC speed improvements slowed down after achieving 1- mu m geometry and will be very slight after 0.5 mu m. Scaling down the IC circuit in the depth direction is reaching the limit of existing technology. The real estate for isolation of CMOS SRAM structures occupies more than 80% of the total chip area and the possibility of any great improvement is slim. Although GaAs technology has established its role in a specific high-speed application area utilizing its high electron/hole mobility, its unique material characteristics and high cost make it difficult for GaAs to displace Si. Locally-Ge-implanted Si/GeSi hybrid CMOS fabricated on shallow SIMOX is proposed to overcome these limitations. Junction depths shallower than 0.05 mu m, 30% reduction of isolation area, and 40% higher speed should be achievable by using this structure.