This paper describes the structure of a tool to predict safe and tight upper bounds of the worst-case execution time (WCET) of tasks running on embedded processors and the use of a WCET tool in an industrial context. We describe common obstacles in the initial use of a WCET tool and consider the integration with scheduling analysis and model-based design tools.
展开▼