首页> 外文会议>International Euro-Par Conference on Parallel Processing >Topic 4 High-Performance Architectures and Compilers
【24h】

Topic 4 High-Performance Architectures and Compilers

机译:主题4高性能架构和编译器

获取原文

摘要

Parallelism is now a central concern for architecture designers and compiler writers. Instruction-level parallelism and increasingly multi-cores are present in all contemporary processors. Furthermore, we are witnessing a convergence of interests with architects and compiler writers addressing large scale parallel machines, general-purpose platforms and specialised hardware designs such as graphic coprocessors or low-power embedded systems. Modern systems require system software and hardware to be designed in tandem, hence this topic is concerned with architecture design and compilation. Twenty-four papers were submitted to the track of which five were accepted split over two sessions.
机译:并行性现在是建筑设计师和编译器作家的核心问题。所有当代处理器都存在指令级并行性和越来越多的核心。此外,我们目睹了架构师和编译器作家的融合,用于解决大规模并联机器,通用平台和专用硬件设计,如图形协处理器或低功耗嵌入式系统。现代系统需要在串联中设计系统软件和硬件,因此本主题涉及架构设计和编译。提交了二十四篇论文,追踪五个会议分为两次会议。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号