Power-Aware Adaptive Issue Queue and Register File

摘要

In this paper, we present a novel technique to reduce dynamic and static power dissipation in the issue queue. The proposed scheme is based on delaying the dispatch of instructions whenever this delay is expected not to degrade performance. The proposed technique outperforms previous schemes in both performance and power savings. It achieves more than 34% dynamic and 21% static power savings in the issue queue at the expense of just 1.77% IPC loss. Significant power savings may be also achieved for the register file.