首页> 外文会议>International Symposium on Multiple-Valued Logic >A Technique for Logic Design of Voltage-Mode Pass Transistor Based Multi-Valued Multiple-Output Logic Circuits
【24h】

A Technique for Logic Design of Voltage-Mode Pass Transistor Based Multi-Valued Multiple-Output Logic Circuits

机译:基于电压模式晶体管的多值多输出逻辑电路逻辑设计技术

获取原文
获取外文期刊封面目录资料

摘要

An approach for designing multi-valued logic circuits is proposed in this paper. We also describe a systematic method for implementing a set of binary logic functions, as multi-valued logic functions, and the heuristic algorithms for different stages of the design process are provided along with it. Experimental results are included for a number of benchmark functions and the proposed method has been found to be quite efficient, in terms of number of transistors, in the implementation of some of these functions. The proposed circuits are essentially voltage-mode circuits with multi-valued outputs and in the case of implementing multiple-output binary logic functions this approach produces circuits with reduced number of output pins. The circuits described here are also suitable to be implemented in VLSI technology since they are composed of simple enhancement / depletion mode MOS transistors and pass transistors.
机译:本文提出了一种设计多值逻辑电路的方法。我们还描述了一种用于实现一组二进制逻辑功能的系统方法,作为多值逻辑功能,以及设计过程的不同阶段的启发式算法。在许多基准函数中包括实验结果,并且已经发现所提出的方法在晶体管的数量方面,在实现其中一些功能方面是非常有效的。所提出的电路基本上是具有多值输出的电压模式电路,并且在实现多输出二进制逻辑功能的情况下,该方法产生具有减少数量的输出引脚的电路。这里描述的电路也适合于在VLSI技术中实现,因为它们由简单的增强/耗尽模式MOS晶体管和通过晶体管组成。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号