首页> 外文会议>Annual IEEE International ASIC/SOC Conference >Experimental evaluation of a compiler-based cache energy optimization strategy
【24h】

Experimental evaluation of a compiler-based cache energy optimization strategy

机译:基于编译的缓存能量优化策略的实验评估

获取原文

摘要

In this paper, we present experimental results from an optimization strategy that aims at reducing per access energy cost for direct-mapped data caches. We have developed a compiler algorithm that uses access pattern analysis to determine those references that are certain to result in cache hits (called certain hits') in a virtually-addressed, direct-mapped data cache. After detecting such references, the compiler substitutes the corresponding load operations with energy-efficient loads' that access only data array of cache instead of both tag and data arrays. This tag access elimination, in turn, reduces the per access energy consumption for data accesses. Our experimental results indicate that certain hits constitute a large percentage of total hits. They also show that even our most conservative strategy improves the data cache energy consumption by 11% on the average.
机译:在本文中,我们提出了一种优化策略的实验结果,该策略旨在减少直接映射数据高速缓存的每个访问能源成本。我们开发了一个编译器算法,它使用访问模式分析来确定在虚拟地址的直接映射的数据高速缓存中肯定会导致高速缓存的参考资料(称为某些命中')。在检测到此类参考之后,编译器将相应的负载操作与节能负载的相应负载操作替换为仅访问高速缓存数据阵列而不是标签和数据阵列。此标签访问依次消除,从而降低了数据访问的每个访问能耗。我们的实验结果表明,某些命中率占总击中的百分比。他们还表明,即使我们最保守的策略也将数据缓存能量消耗提高了11%的平均值。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号