首页> 外文会议>European solid-state device research conference >Influence of CMOS-circuit ares on FR-damping of gold and aluminium microstripline in combined SIMMWIC -CMOS technology
【24h】

Influence of CMOS-circuit ares on FR-damping of gold and aluminium microstripline in combined SIMMWIC -CMOS technology

机译:CMOS电路中CMOS电路在辛马摩梭技术组合中黄金和铝微带铂的影响

获取原文

摘要

At frequencies in the mm-wave region losses in metallic conductors of microstriplines are known to be exceeding substrate losses if higly resistive silicon(in this case 100 oriented, FZ p-type, 5-7k#OMEGA#cm) is used. It is thus necessary to preserve the high substrate resistivity in the proximity of the striplines during all processing steps. Future SIMMWIC-CMOS circuits, such as a RF-front ends with accompanying signal processing will require the proximity of waveguiding structures such as microstriplines and CMOS areas. The required minimum lateral separation between a microstriline and highly doped surface areas is determined to be approximately equal to the substrate height.
机译:如果使用过纯电阻硅(在这种情况下,在定向的情况下,FZ P型,5-7K#Omega#om),则已知在MM波区域中的MM波区域损失中的频率超过基板损耗。 因此,在所有处理步骤期间,必须在带状内的接近度保持高衬底电阻率。 未来的SIMMWIC-CMOS电路,例如具有所附信号处理的RF-前端将需要诸如微带和CMOS区域的波导结构的接近。 测定微毛线和高掺杂表面区域之间所需的最小横向分离,确定为近似等于衬底高度。

著录项

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号