An architectural and circuit-level approach to improving the energy efficiency of microprocessor memory structures

摘要

We present a combined architectural and circuit technique for reducing the energy dissipation of microprocessor memory structures. This approach exploits the subarray partitioning of high speed memories and varying application requirements to dynamically disable partitions during appropiate execution periods. When applied to 4-way set associative caches, trading off a 2