首页> 外文会议>High Performance Computing Symposium >Simulating the Quadrics Interconnection Network
【24h】

Simulating the Quadrics Interconnection Network

机译:模拟Quadrics互连网络

获取原文
获取外文期刊封面目录资料

摘要

We outline a la carte, an approach for simulating computing architectures applicable to extreme-scale systems (thousands of processors) and to advanced, novel architectural configurations, and describe in detail our simulation model of the Quadrics interconnection network. Our component-based design allows for the seamless assembly of architectures from representations of workload, processor, network interface, switches, etc., with disparate resolutions and fidelities, into an integrated simulation model. This accommodates different case studies that may require different levels of fidelity in various parts of a system. Simple ping timings can be modeled to approximately 100 ns. We present results comparing the simulated versus actual execution time of a 3D neutron transport application run on a machine with a Quadrics network.
机译:我们概述了LACALE,一种用于模拟适用于极端级系统(数千名处理器)和高级,新颖的架构配置的方法的方法,并详细描述了Quadirics互连网络的模拟模型。我们基于组件的设计允许从工作负载,处理器,网络接口,交换机等的表示,具有不同分辨率和保真度的架构的无缝组装到集成的仿真模型中。这可以在系统的各个部分中容纳可能需要不同级别的保真度。简单的ping定时可以建模到大约100 ns。我们呈现结果比较使用Quadrics网络在机器上运行的3D中子传输应用程序的模拟与实际执行时间。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号