首页> 外文会议>IFIP WG10.5 advanced research working conference on correct hardware design and verification methods >A proof of correctness of a processor implementing tomasulo's algorithm without a reorder buffer
【24h】

A proof of correctness of a processor implementing tomasulo's algorithm without a reorder buffer

机译:在没有重新排序缓冲区的情况下实现Tomasulo算法的处理器的正确性证明

获取原文

摘要

The Completion Functions Approach was proposed in [HSG98] as a systematic way to decompose the proof of correctness of pipleined microprocessors. The central idea is to construct the abstraction function using completion functions, one per unfinished instruction, each of which specifies the effect (on the observables) of completing the instrucion. However, its applicability depends on the fact that the implementation "commits" the unfinished instructions in the pipeline in program order. In this paper, we extend the completion functions approach when this is not true and demonstrate it on an implementatin of Tomasulo's algorithm without a reorder buffer. The approach leads to an elegant decomposition of the proof of the ocrrectness criterion, does not involve the constrcution of an explicit intermediate abstraction, makes heavy use of an automatic case-analysis strategy based on decision procedures and rewriting, and addresses both safety and liveness issues.
机译:在[HSG98]中提出了完井方法作为一种系统的方法,以分解抓的微处理器的正确性证明。中心观点是使用完成功能构建抽象函数,每个未完成的指令一个,每个指令指定完成演示的效果(在可观察到)。但是,其适用性取决于实施“提交”在程序订单中的未完成指令。在本文中,当这不是真的时,我们会扩展完成功能方法,并在Tomasulo算法的实现中展示而没有重新排序缓冲区。该方法导致对OCRERTENCE标准证明的优雅分解,不涉及建设明确的中间抽象,从事基于决策程序和重写的自动案例分析策略,以及解决安全性和活力问题的自动分析策略。 。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号