首页> 外文会议>Topical Meeting on Electrical Performance of Electronic Packaging >Electrical performance of buried capacitors in multi-layered PCBs
【24h】

Electrical performance of buried capacitors in multi-layered PCBs

机译:多层PCB中埋地电容器的电气性能

获取原文

摘要

This paper describes the design of prototype buried capacitors and presents some measurement and modeling results performed on these test structures. This work is being carried out under a European Brite-EuRAM funded project, COMPRISE. Theobjective of this project is to develop new materials and manufacture processes to embed passive components (R, L, and C) within printed wiring structures fabricated from laminate materials.
机译:本文介绍了原型埋地电容器的设计,并对这些测试结构进行了一些测量和建模结果。这项工作正在欧洲BRITE-EURAM资助项目下进行,包括。该项目的Theobjective是开发新的材料和制造工艺,以在由层压材料制成的印刷线结构内嵌入无源部件(R,L和C)。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号